

FIG. 1

1/37




FIG. 2A




FIG. 3




FIG. 2B





FIG. 2C






FIG. 2E




FIG. 4A







FIG. 4B











FIG. 6A

DATA BUS *FIG. 6C*







**FIG. 6E**



FIG. 6F



603

FIG. 6C








FIG. 6K




FIG. 17







FIG. 6L




FIG. 6M




FIG. 6N





FIG. 6O



TIME (FROM THE SHIFT REGISTER POINT OF VIEW)

FIG. 6P

SubDotPortSwap=0

{BnGnRn}.....{B3G3R3}{B2G2R2}{B1G1R1}{B0G0R0}

SubDotPortSwap=1




FIG. 6R




FIG. 6S




FIG. 7A




FIG. 7B 22/37





FIG. 8



0001007.001001

FIG. 9





FIG. 10A








FIG. 11A





FIG. 11B



```

graph LR
    PD[up_dn_diff FROM PD] --> COUNT[COUNT DURING LOW PULSE]
    VCO[CLOCK FROM VCO] --> COUNT
    COUNT --> COMPARE[COMPARE WITH PHASE_LOCK_DS]
    COMPARE --> PHASE_LOCK[PHASE_LOCK]



```

```

graph LR
    M[FROM M DIVIDER] --> D128[/128/]
    D128 -- in_clk --> C[COUNT THE NUMBER OF sample_clk DURING EVERY in_clk CYCLE]
    N[FROM N DIVIDER] -- sample_clk --> C
    C --> COMP[COMPARE WITH FREQ LOCK_DS]
    FREQ_LOCK_DS[FREQ_LOCK_DS] --> COMP
    COMP --> COUNTER[TWO-WAY HYSTERESIS COUNTER]
    COUNTER --> FREQ_LOCK[FREQ_LOCK]
    FREQ_LOCK --> FREQ_LOCK_DS
    COUNTER --> HYST_OUT[HYST_F_OUTLOCK]
    COUNTER --> HYST_IN[HYST_F_INLOCK]
    HYST_OUT --> COMP
    HYST_IN --> COMP
  
```

The diagram shows an EP7409 microcontroller on the left and a SERIAL EEPROM on the right. The EP7409 has two pins labeled EEDAT and EECLK. The SERIAL EEPROM has two pins labeled SDA and SCL. A +3.3V supply is connected to the SDA pin through a resistor. The SCL pin is connected to ground.

**FIG. 12B**






FIG. 13B




FIG. 14




FIG. 15

FIG. 16A




FIG. 16B




FIG. 16C




FIG. 16D




FIG. 19A






FIG. 19B





FIG. 19C






FIG. 20A




FIG. 20C





FIG. 21A



FROM  
FIG.  
21APIN QFP  
128

FIG. 21B

